horizontal rule

Luigi Pomante

Dottore di Ricerca in Ingegneria Informatica

horizontal rule

Home Page

Attivitą principali

Attivitą di ricerca

Attivitą didattica

Curriculum Vitae ITA

Curriculum Vitae ENG

Embedded Systems 2019/2020

 

NEWS (20/09/2018): EMBEDDED SYSTEMS 2019/2020 MAILING LIST

It has been created a mailing list useful/needed to manage HomeLabs and other issues related to the course (info about the course, news about seminars and project/thesis/stage/work opportunities). Please, send an e-mail to luigi.pomante@univaq.it with your details (name, email, degree course) to subscribe.

NEWS (20/09/2018): OFFICE HOURS

Dr. Pomante's Office Hours are exclusively by e-mail appointment.

 

»

EDUCATIONAL MATERIAL

Overview [9/6] - DONE

Introduction [9/6] - DONE

HW Technologies [9] - DONE

Single-Purpose Processors [9] - DONE

General-Purpose & Application-Specific Processors [9/6] - DONE

Introduction to VHDL [9] - DONE

HOMELAB FPGA [9/6]* - DONE

C4uC_Part_1 [9/6] - DONE

C4uC_Part_2 [9/6] - DONE

Memory [9/6] - DONE

Interfacing [9/6] - DONE

HOMELAB 8051 [9/6]

Time [9/6] - DONE

Communication [9/6]** - DONE

C4uC_Part_3 [9/6] - DONE

C4uC_Part_4 [9/6] - DONE

HOMELAB TIVA [9/6] - DOINE

Advanced_GPP_ASP [9/6] - DONE

C4uC_Part_5 [9/6]

Architecture&DesignIssues [9/6] - DONE

WSN [9/6]

 

 

*This homelab has to be done by all the students but the final written test for 6 CFU course will not contain questions about it

**This topic is needed for C4uC lessons but the final written test for 6 CFU course will not contain theoretical questions about it

Embedded Systems Course

 

Projects & Thesis

 

 

 

SEGNALINK

HEPSYCODE

SpaccaParola

NoiseLab Studio

horizontal rule