

## Thesis/Project proposal

<b>Name</b>	System-Level Design Space Exploration for Heterogeneous Parallel Dedicated Real-Time Systems
<b>Contacts</b>	Luigi Pomante (luigi.pomante@univaq.it) Vittoriano Muttillio (vittoriano.muttillio@univaq.it)
<b>Type</b>	Implementation, Research
<b>Keywords</b>	EDA, DSE, Real-Time
<b>Description</b>	<p>The work focuses on the extension of an ESL HW/SW Co-Design methodology in order to consider also real-time constraints. In particular, the goal is to improve an existing DSE approach to suggest implementations that are able to satisfy different kind of timing constraints:</p> <ul style="list-style-type: none"><li>- Time to Completion</li><li>- Time to Reaction</li><li>- Extended Time to Reaction</li></ul>
<b>Expected Duration</b>	2-3 months
<b>References (Online)</b>	<p>L. Pomante, D. Sciuto, F. Salice, W. Fornaciari, C. Brandolese. "Affinity-Driven System Design Exploration for Heterogeneous Multiprocessor SoC", IEEE Transactions on Computers, vol. 55, no. 5, May 2006.</p> <p>L. Pomante, "System-Level Design Space Exploration for Dedicated Heterogeneous Multi-Processor Systems". IEEE International Conference on Application-specific Systems, Architectures and Processors, Santa Monica, Settembre 2011.</p> <p>V. Muttillio, G. Valente, D. Ciabrone, V. Stoico, and L. Pomante, "HEPSYCODE-RT: a Real-Time Extension for an ESL HW/SW Co-Design Methodology", Proceedings of the 10th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO'18), ACM, New York, NY, USA, 2018, <a href="https://dl.acm.org/citation.cfm?id=3180670">https://dl.acm.org/citation.cfm?id=3180670</a>.</p> <p>L. Pomante, G. Valente, V. Muttillio, D. Ciabrone. "HEPSIM: an ESL HW/SW Co-Simulator/Analysis Tool for Heterogeneous Parallel Embedded Systems", In 6th EUROMICRO/IEEE Workshop on Embedded and Cyber-Physical Systems (ECYPS'2018), Budva, Montenegro, 2018.</p>
<b>References (Attached)</b>	