



Università degli Studi dell'Aquila

Center of Excellence DEWS



DESIGN SPACE EXPLORATION FOR DEDICATED DIGITAL ELECTRONIC SYSTEMS

Eng. Jacopo Volpe
Eng. Paolo Serri
Dr. Luigi Pomante

Overview

HW/SW CODESIGN

It is an HW/SW concurrent design methodology that allows to keep a unified and technology independent vision of the developed digital electronic system

Starting Point

Dr. Luigi Pomante

“HW/SW Co-Design of Dedicated Heterogeneous Parallel Systems: an Extended Design Space Exploration Approach”. IET Computers & Digital Techniques, Institution of Engineering and Technology, 2013, Vol. 7, Iss. 6, pp. 246–254.

Eng. Paolo Serri

“Esplorazione dello spazio di progetto
per sistemi embedded multi-processore”
Master Thesis – Computer Science Engineering –2013

Goals


1) Starting point analysis

- HW/SW co-design flow
- DSE tool architecture


2) Extensions and improvements

3) V&V


HW/SW co-design flow




HW/SW co-design flow




HW/SW co-design flow: DSE



HW/SW co-design flow: DSE




HW/SW co-design flow: DSE



DSE Tool Architecture

$PS = \{p_1, \dots, p_8\}$
 $CH = \{ch_1, \dots, ch_{12}\}$



PROCESSES
METRICS

PROCESSORS



INPUT

GENETIC
ALGORITHM

C++

Fitness: 0.123086
Affinity: 0.35
Communication: 0.0339987
Cost: 0.03125
Eqg size: 0
Kb size: 0.94751
Load: 0.215
Parallelism: 0.285714
Allocazione: (processore -> procedure)
MPU8051: (0) -> 0, 1, 2
MPU8051: (1) -> 3, 4, 5, 6, 7
MPU8051: (2) ->
MPU8051: (3) ->
PIC24: (4) ->
PIC24: (5) ->
SPARTAN3AN: (6) ->

PAM1 OUTPUT

Extensions and improvements

Key point of the work has been to adapt PAM1 tool to manage new input data to allow the exploration of a more complex design space

It is now possible to consider more processors types (GPP, DSP, SPP) and processors models (e.g. GPP Intel MPU8051, DSP Microchip PIC24, SPP Xilinx SPARTAN3AN,...)


V&V

VERIFICATION




Simple use cases and manual check of the results

VALIDATION


More complex use case and partial application of a SystemC-based co-design flow



V&V: use case



V&V: results



Conclusions

- Thanks to the flexible design of the existing DSE-PAM1 tool it has been possible to improve the tool with a minimal effort
- Positive validation results (by means of HW/SW timing co-simulation)
- Conference publication
 - Pomante, Serri, Incerto, Volpe. “HW/SW Co-Design of Heterogeneous Multiprocessor Dedicated Systems: a SystemC-based Environment”. 2th World Congress on Modelling, Analysis and Simulation of Computer Systems 2014 (ICTMASCS'2014)

FUTURE WORKS

PAM2 Implementation & Intel CoFluent integration

Genetic algorithm multi-thread implementation

Validation by means of real platform