

Embedded Systems Design: A Unified Hardware/Software Introduction

Custom single-purpose processors


ESD_Cap2 ++

Outline

- Introduction
- Combinational logic
- Sequential logic
- Custom single-purpose processor design
- RT-level custom single-purpose processor design


Introduction

- Processor
 - Digital circuit that performs a computation tasks
 - Controller and datapath
 - General-purpose: variety of computation tasks
 - Single-purpose: one particular computation task
 - Custom single-purpose: non-standard task
- A custom single-purpose processor may be
 - Fast, small, low power
 - But, high NRE, longer time-to-market, less flexible





CMOS transistor on silicon

- Transistor
 - The basic electrical component in digital systems
 - Acts as an on/off switch
 - Voltage at “gate” controls whether current flows from source to drain
 - Don’t confuse this “gate” with a logic gate




CMOS transistor implementations

- Complementary Metal Oxide Semiconductor
- We refer to logic levels
 - Typically 0 is 0V, 1 is 5V
- Two basic CMOS types
 - nMOS conducts if gate=1
 - pMOS conducts if gate=0
 - Hence “complementary”
- Basic gates
 - Inverter, NAND, NOR




Basic logic gates




$F = x$
Driver

x	F
0	0
1	1



$F = x \cdot y$
AND

x	y	F
0	0	0
0	1	0
1	0	0
1	1	1




$F = x + y$
OR

x	y	F
0	0	0
0	1	1
1	0	1
1	1	1




$F = x \oplus y$
XOR

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0




$F = x'$
Inverter

x	F
0	1
1	0



$F = (x \cdot y)'$
NAND

x	y	F
0	0	1
0	1	1
1	0	1
1	1	0



$F = (x+y)'$
NOR

x	y	F
0	0	1
0	1	0
1	0	0
1	1	0



$F = x \odot y$
XNOR

x	y	F
0	0	1
0	1	0
1	0	0
1	1	1

Combinational logic design

A) Problem description

y is 1 if a is to 1, or b and c are 1. z is 1 if b or c is to 1, but not both, or if all are 1.

B) Truth table

Inputs			Outputs	
a	b	c	y	z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

C) Output equations

$$y = a'b'c + ab'c' + ab'c + abc' + abc$$

$$z = a'b'c + a'b'c' + ab'c + abc' + abc$$

D) Minimized output equations


y	bc	00	01	11	10
a		0	0	1	0
0		0	0	1	0
1		1	1	1	1

$$y = a + bc$$






z	bc	00	01	11	10
a		0	1	0	1
0		0	1	0	1
1		0	1	1	1

$$z = ab + b'c + bc'$$

E) Logic Gates



(RT-Level) Combinational components

				
$O =$ $I0 \text{ if } S=0..00$ $I1 \text{ if } S=0..01$ \dots $I(m-1) \text{ if } S=1..11$	$O0 = 1 \text{ if } I=0..00$ $O1 = 1 \text{ if } I=0..01$ \dots $O(n-1) = 1 \text{ if } I=1..11$	$\text{sum} = A+B$ (first n bits) $\text{carry} = (n+1)^\text{th}$ bit of $A+B$	$\text{less} = 1 \text{ if } A < B$ $\text{equal} = 1 \text{ if } A = B$ $\text{greater} = 1 \text{ if } A > B$	$O = A \ op \ B$ $op \text{ determined by } S.$
	With enable input $e \rightarrow$ all O 's are 0 if $e=0$	With carry-in input $Ci \rightarrow$ $\text{sum} = A + B + Ci$		May have status outputs carry, zero, etc.

(RT-Level) Sequential components


<p>n-bit Register</p>	<p>n-bit Shift register</p>	<p>n-bit Counter</p>
$Q =$ 0 if clear=1, I if load=1 and clock=1, $Q(\text{previous})$ otherwise.	$Q = \text{lsb}$ - Content shifted - I stored in msb	$Q =$ 0 if clear=1, $Q(\text{prev})+1$ if count=1 and clock=1.

Sequential logic design


A) Problem Description

You want to construct a clock divider. Slow down your pre-existing clock so that you output a 1 for every four clock cycles

B) State Diagram



C) Implementation Model



D) State Table (Moore-type)

Inputs			Outputs		
Q1	Q0	a	I1	I0	x
0	0	0	0	0	0
0	0	1	0	1	
0	1	0	0	1	0
0	1	1	1	0	
1	0	0	1	0	0
1	0	1	1	1	
1	1	0	1	1	1
1	1	1	0	0	

- Given this implementation model
 - Sequential logic design quickly reduces to combinational logic design

Sequential logic design (cont.)

E) Minimized Output Equations

		Q1Q0	00	01	11	10
		a	0	0	1	1
I1	0	0	0	1	1	1
	1	0	1	0	1	1

$$I1 = Q1'Q0a + Q1a' + Q1Q0'$$


		Q1Q0	00	01	11	10
		a	0	1	1	0
I0	0	0	1	1	0	0
	1	1	0	0	0	1

$$I0 = Q0a' + Q0'a$$


		Q1Q0	00	01	11	10
		a	0	0	1	0
x	0	0	0	1	0	0
	1	0	0	1	0	0

$$x = Q1Q0$$


F) Combinational Logic



(RT-Level) Custom single-purpose processor basic model




controller and datapath



a view inside the controller and datapath

Example: greatest common divisor


- First create algorithm
- Convert algorithm to “complex” state machine
 - Known as FSMD: finite-state machine with **data**
 - Can use templates to perform such conversion



State diagram templates


Assignment statement

a = b
next statement




Loop statement

while (cond) {
loop-body-
statements
}
next statement





Branch statement

if (c1)
c1 stmts
else if c2
c2 stmts
else
other stmts
next statement




Creating the datapath


- Create a register for any declared variable
- Create a functional unit for each arithmetic operation
- Connect the ports, registers and functional units
 - Based on reads and writes
 - Use multiplexors for multiple sources
- Create unique identifier
 - for each datapath component control input and output




Creating the controller's FSM



- Same structure as FSMD
- Replace complex actions/conditions with datapath configurations



Splitting into a controller and datapath




Controller state table for the GCD example

Inputs								Outputs								
Q3	Q2	Q1	Q0	x_neq	x_lt_	go_i		I3	I2	I1	I0	x_sel	y_sel	x_ld	y_ld	d_ld
				-y	y	*		0	0	0	1	X	X	0	0	0
0	0	0	0	*	*	*		0	0	0	1	X	X	0	0	0
0	0	0	1	*	*	0		0	0	1	0	X	X	0	0	0
0	0	0	1	*	*	1		0	0	1	1	X	X	0	0	0
0	0	1	0	*	*	*		0	0	0	1	X	X	0	0	0
0	0	1	1	*	*	*		0	1	0	0	0	X	1	0	0
0	1	0	0	*	*	*		0	1	0	1	X	0	0	1	0
0	1	0	1	0	*	*		1	0	1	1	X	X	0	0	0
0	1	0	1	1	*	*		0	1	1	0	X	X	0	0	0
0	1	1	0	*	0	*		1	0	0	0	X	X	0	0	0
0	1	1	0	*	1	*		0	1	1	0	X	X	0	0	0
0	1	1	1	*	*	*		0	1	1	1	X	X	0	0	0
1	0	0	0	*	*	*		1	0	0	1	1	X	1	0	0
1	0	0	1	*	*	*		1	0	1	0	X	X	0	0	0
1	0	1	0	*	*	*		0	1	0	1	X	X	0	0	0
1	0	1	1	*	*	*		1	1	0	0	X	X	0	0	1
1	1	0	0	*	*	*		0	0	0	0	X	X	0	0	0
1	1	0	1	*	*	*		0	0	0	0	X	X	0	0	0
1	1	1	0	*	*	*		0	0	0	0	X	X	0	0	0
1	1	1	1	*	*	*		0	0	0	0	X	X	0	0	0

Completing the GCD

custom single-purpose processor design


- We finished the datapath
 - We have a state table for the next state and control logic
 - All that's left is combinational logic design
 - This is *not* an optimized design, but we see the basic steps




a view inside the controller and datapath

RT-level custom single-purpose processor design

- We often start with a state machine
 - Rather than algorithm
 - Cycle timing often too central to functionality
- Example
 - Bus bridge that converts 4-bit bus to 8-bit bus
 - Start with FSMD
 - Known as register-transfer (RT) level
 - Exercise: complete the design



RT-level custom single-purpose processor design



Optimizing single-purpose processors

- Optimization is the task of making design metric values the best possible
- Optimization opportunities
 - original program
 - FSMD
 - datapath
 - FSM

Optimizing the original program

- Analyze program attributes and look for areas of possible improvement
 - number of computations
 - size of variable
 - time and space complexity
 - operations used
 - multiplication and division very expensive

Optimizing the original program (cont')

original program

```
0: int x, y;  
1: while (1) {  
2:   while (!go_i);  
3:   x = x_i;  
4:   y = y_i;  
5:   while (x != y) {  
6:     if (x < y)  
7:       y = y - x;  
     else  
8:       x = x - y;  
   }  
9:   d_o = x;  
}
```

replace the subtraction operation(s) with modulo operation in order to speed up program

optimized program

```
0: int x, y, r;  
1: while (1) {  
2:   while (!go_i);  
   // x must be the larger number  
3:   if (x_i >= y_i) {  
4:     x=x_i;  
5:     y=y_i;  
   }  
6:   else {  
7:     x=y_i;  
8:     y=x_i;  
   }  
9:   while (y != 0) {  
10:    r = x % y;  
11:    x = y;  
12:    y = r;  
  }  
13:   d_o = x;  
}
```

GCD(42, 8) - 9 iterations to complete the loop

x and y values evaluated as follows : (42, 8), (43, 8),
(26,8), (18,8), (10, 8), (2,8), (2,6), (2,4), (2,2).


GCD(42,8) - 3 iterations to complete the loop

x and y values evaluated as follows: (42, 8), (8,2),
(2,0)

Optimizing the FSMD

- Areas of possible improvements
 - merge states
 - states with constants on transitions can be eliminated, transition taken is already known
 - states with independent operations can be merged
 - separate states
 - states which require complex operations ($a^*b^*c^*d$) can be broken into smaller states to reduce hardware size
 - scheduling

Optimizing the FSMD (cont.)



Optimizing the datapath

- Sharing of functional units
 - one-to-one mapping, as done previously, is not necessary
 - if same operation occurs in different states, they can share a single functional unit
- Multi-functional units
 - ALUs support a variety of operations, it can be shared among operations occurring in different states

Optimizing the FSM


- State encoding
 - task of assigning a unique bit pattern to each state in an FSM
 - size of state register and combinational logic vary
 - can be treated as an ordering problem
- State minimization
 - task of merging equivalent states into a single state
 - state equivalent if for all possible input combinations the two states generate the same outputs and transitions to the next same state


Summary

- Custom single-purpose processors
 - Straightforward design techniques
 - Can be built to execute algorithms
 - Typically start with FSMD
 - CAD tools can be of great assistance

Considerations

- Y-Chart
 - Gajski-Kuhn Chart





Considerations

- *Why HW design is normally more complex than SW design?*
 - In HW design, there is (quite) always the need to consider some structural issues
 - This often implies to face with synthesis, mapping, etc.
 - We cannot completely forget the lower levels of abstraction!
 - In SW Design, fixed a programming language, we can “just” select an existing GPP/ASP processor and to compile for it
 - No structural issues!
 - Moreover, the re-use practice (e.g. libraries, OSs, etc.) is still more mature in the SW domain than in the HW one