

HW Design Methodologies

Test

Introduction




VLSI Realization Process





Testing Principle






Fault Modeling



Single Stuck-at Fault

- Three properties define a single stuck-at fault
 - Only one line is faulty
 - The faulty line is permanently set to 0 or 1
 - The fault can be at an input or output of a gate
- Example: XOR circuit has 12 fault sites (●) and 24 single stuck-at faults





Fault Simulation



Problem and Motivation

□ Fault simulation Problem: Given

- A circuit
- A sequence of test vectors
- A fault model

- Determine

- Fault coverage - fraction (or percentage) of modeled faults detected by test vectors
- Set of undetected faults

□ Motivation

- Determine test quality and in turn product quality
- Find undetected fault targets to improve tests



Fault Simulator in a VLSI Design Process

