

JOINTER



Adapter

JOining flexIble moNitors wiTh hEterogeneous architectuRes

<u>G. Valente⁺</u>, <u>T. Fanni^{*}</u>, C. Sau[§], C. Rubattu^{*}, F. Palumbo^{*}, L. Pomante⁺

+Università degli Studi dell'Aquila, *Università degli Studi di Sassari, ^{\$}Università degli Studi di Cagliari. Emails: giacomo.valente@univaq.it, tfanni@uniss.it

Motivation: taming the runtime observation of heterogeneous systems

As embedded systems grow more complex and shift toward heterogeneous architectures, understanding workload performance characteristics becomes increasingly difficult. In this regard, run-time monitoring systems can support on obtaining the desired visibility to characterize a system. This demo presents a framework that allows to develop complex heterogeneous architectures composed of programmable processors and dedicated accelerators on FPGA, together with customizable monitoring systems, keeping under control the introduced overhead.

Jointer Foundations: accelerators and monitoring systems



Multi-Dataflow Composer The [1] (MDC) tool automates the development of **Coarse-Grain Virtual Reconfigurable Circuits** (CG-VRCs) by taking as input a set of dataflow networks and merging them to generate Xilinx compliant accelerators.

https://github.com/mdcsuite/mdc

The Adaptive Potential Hardware profiling System [2] (AIPHS) is a library of elements to compose hardware monitoring systems for reconfigurable architectures, in order to support on the characterization of platforms from the point of view of different metrics. It brings flexibility and reusability in the usage of hardware monitoring systems.



- Adapter is the part to be changed to monitor different interconnections
- **Nucleus** is the part that contains the logic to measure metrics
- <u>GM Interface</u> is the part that initializes and sends data to a central information collector

[1] F. Palumbo et al. 2017. Power-Awarness in Coarse-Grained Reconfigurable Multi-Functional Architectures: a Dataflow Based Strategy. Journal of Signal Processing Systems 87, 1 (01 Apr 2017), 81–106. doi:10.1007/s11265-016-1106-9 [2] G. Valente et al., "A flexible profiling sub-system for reconfigurable logic architectures", in Proceedings of PDP 2016 (in press), February 2016.

LIB_ADAPT



local_memory_1

ipif

out_mem1

B₁

T T

Jointer Framework: easy and flexible monitoring heterogeneous systems



The integrated design flow, starting from



This composable monitoring approach, here demonstrated in a dataflow context, is generic and valid for every kind of heterogeneous processor-coprocessor system.



Authors would like to thanks EU Commission for funding the following H2020 projects: CERBERO (No 732105), MegaM@RT2 Ecsel (No 737494), FitOptiVis Ecsel (No 783162), CERBERO *Comp4Drones* Ecsel (N° 826610).

