



Introduction

- The early embedded system design activities are to model F/NF requirements and to validate them before final implementation. Designers use system-level models to identify best HW/SW resources allocation by simulating system behavior. Proper SW tools are fundamental to support designers to reduce costs and overall complexity of systems development.
- In such a context, this Ph.D. work is focused on the development of a framework for modeling, analysis and validation of mixed critical systems, through the use of software tools for "Model-Based ESL HW/SW Co-design" [1][2], refined to use estimates, metrics and simulations that consider mixed-criticality and real-time requirements, identified in the context of several European project.
- An incremental Electronic System-Level HW/SW Co-Design methodology, and related tools, to design "parallel embedded systems" (e.g. multi-core systems, multi-processor systems, network-on-chip) for mixed-criticality applications has been proposed.
- Starting (at least) from the system behavior specification, timing and mixed-criticality constraints, the proposed approach aims to suggest the HW/SW partitioning, the architecture and the mapping of the partitioned entities onto the HW components into the Design Space Exploration step (i.e. HW/SW partitioning, architecture definition and mapping).


Technologies Background

- Analysis and experimentation of technologies for mixed-criticality support
 - Hypervisors technologies (PikeOS and Xtratum) [3]
 - Ad-hoc HW mechanisms to support isolation in NoC [4]
- Several parallel embedded architectures on FPGA/SoC [5][6] to validate DSE
 - 4-LOOP: 4-(soft)core LEON3 with SMP Linux and OpenMP support (both on Virtex6 FPGA and Zynq7000 SoC)
 - AMP system on Zynq7000 with an "hardwired dual-core ARM running a SMP Linux" that share memory with a "4-(soft)core LEON3 running a SMP Linux"



HepsyCode Methodology

- Application model (CSP-like MoC and SystemC language)
 - CSP processes labeled with criticality and real-time constraints
 - Explicit concurrent and communicating processes
 - Simulatable Model [8][9]



- Basic HW technologies (library describing all HW technologies available for DSE) characterized with respect to relevant features (e.g. performance, power, cost, ...)
- Evaluate system-level metrics and estimations in order to drive the DSE by means of an annotated application model

HepsyCode RTMC

- HW/SW support to mixed-critical parallel embedded platforms
- DSE for real-time and mixed-critical parallel embedded platforms
 - Extension of the first-step of the DSE methodology in order to consider also classical RT ones [7]
 - Identification of the main elements to be considered in the second-step of the DSE methodology
 - Extend system-level co-simulation approach to consider also two-levels scheduling policies typically introduced by hypervisors technologies [8]

